Microprocessing and Microprogramming 32 (1991) 873–878
North-Holland

AUTHOR INDEX

Aguado, M.J., J.L. Conesa, E. de la Torre and J. Uceda, A new approach on fault list handling for faster fault elimination and direct test vector generation 853
Alenius, S., *see* Neejärvi, J. 447
Alippi, C., The determination of angular values and parameters in flat surfaces: from the mathematical approach to the CORDIC architecture 349
Alippi, C., *see* Refenes, A.N. 437
Ancona, M., G. Nani and M. Paci, An object oriented approach to data persistence 263
Anido, M.L., Improving the division instruction of application-specific RISCs 13
Antola, A. and F. Distante, DFG: a graph based approach for algorithmic flow driven architecture synthesis 683
Antoniazzi, S. and M. Mastretti, An architectural design support environment for high-performance digital systems 315
Aude, J.S., A.J.O. Cruz, A.C. Pacheco Jr,. A.M. Meslin, G. Bronstein, G.P. Azevedo, N.R. Figueira, R.P. Azevedo and S.C. Oliveira, MULTIPLUS: a modular high-performance multiprocessor 45
Auvergne, D., *see* Navarro, D. 645
Ayguadé, E., *see* Cortadella, J. 199
Azevedo, G.P., *see* Aude, J.S. 45
Azevedo, R.P., *see* Aude, J.S. 45

Badia, R.M., *see* Cortadella, J. 199
Balou, A.T. and A.N. Refenes, The design and implementation of VOOM: a parallel virtual object oriented machine 289
Barbosa, V.C., *see* Fernandes, E.S.T. 23
Barbosa, V.C., L.M. de A Drummond and A.L. Hellmuth, An integrated software environment for large-scale Occam programming 393
Bechennec, J.-L., F. Cappello and D. Etiemble, 3D hardware packages for parallel architectures 171
Bendens, L.P.M. and M.P.J. Stevens, Task level behavioral hardware description 323
Berger Sabbatel, G. and A. Jemai, Prolog on a RISC: implementation and evaluation 497
Bouaziz, S., E. Pissaloux, A. Mérigot and F. Devos, A communication mechanism and its implementation in the Multi-SIMD massively parallel machine SPHINX 39
Brenner, E., J. Grabner, M. Moosburger, G. Otschko, K. Schlögl, P. Seifter, J. Song, Ch. Steger and R. Weiss, Design and implementation of a distributed real-time expertsystem for fault diagnosis in modular manufacturing systems 799
Bronstein, G.P., *see* Aude, J.S. 45
Buananno, G., *see* Hadjinicolaeu, M. 675
Büddefeld, J., K.E. Grosspietsch, B.J. Hosticka, R. Klinke and G. Wagner, An intelligent sensor integrated preprocessing facility for neural networks 335
Buonanno, G., F. Lombardi, D. Sciuto and Y.-N. Shen, Multiple stuck-at faults detection in CMOS combinational gates 775
Burgess, M., *see* Hadjinicolaeu, M. 675

Calvo Torre, F., From a high level description of an IC to silicium: don't loose design intent 413
Cappello, F., *see* Bechennec, J.-L. 171
Carballo, P.P., *see* Eshraghian, K. 75
Carpenter, G.F. and A.M. Tyrrell, Software fault tolerance in concurrent systems: conversation placement using CSP 373
Cavalooro, P., *see* Hadjinicolaeu, M. 675
Charlton, C., P. Leng and M. Rivers, Object-oriented modelling in digital circuit CAD Systems 93
Chen, R.J., *see* Tsai, S.R. 145
Chlamtac, I., A. Ganz and M.G. Kienzle, Control policies for interconnected distributed systems via an HIPPI switch 575
Clematis, A. and V. Gianuzzi, Software fault tolerance in concurrent ADA programs 365
Compan, A., P. Debaud, V. Delorme, J.A. François, H. Mehrez and F. Pêcheux, GAF: a portable standard-cell floating point adder generator using the CXgen function library 637
Conesa, J.L., *see* Aguado, M.J. 853
Cortadella, J., R.M. Badia and E. Ayguadé, Scheduling in a continuous area-time design space 199
Cruz, A.J.O., *see* Aude, J.S. 45
Cruz, L., *see* Silva, V. 343
Cu, X., K. Kuchcinski and Z. Peng, Testability measure with reconvergent fanout analysis and its applications 835

De A. Drummond, L.M., *see* Barbosa, V.C. 393
De Boer, F., *see* Smit, G.J.M. 593
De Sá, L., *see* Silva, V. 343
De Souza, A.F., *see* Fernandes, E.S.T. 23
Dal Cin, M., Fault tolerance for highly parallel computers 237
Darlay, F., Detection of multiple stuck-on/stuck-open faults by single faults test sets in MOS transistor networks 783
De la Torre, E., *see* Aguado, M.J. 853
Debaud, P., *see* Compan, A. 637

Delaney, T.A., *see* Sorensen, H. 489
Delaplace, F. and J.L. Giavitto, An efficient routing strategy to support process migration 153
Delattre, E., *see* Hemery, F. 137
Delorme, V., *see* Compan, A. 637
Deschacht, M., *see* Navarro, D. 645
Devos, F., *see* Bouaziz, S. 39
Diaz, M. V. E., *see* Fernández, M.A.R. 401
Distante, F., *see* Antola, A. 683
Doettling, G., Data consistency in a multiprocessor system with 'store in' cache concept 215
Dours-Senac, C., Temporal control improvement of Hidden Markov Models for automatic speech recognition 549
Downs, T., *see* Lakshmi Narasimhan, V. 243
Dowsing, R.D. and R. Elliott, A higher level of behavioural specification: an example in interval temporal logic 517

Eisele, V. and D. Schmitt-Landsiedel, Optimization and architectural evaluation of regular combinatoric structures 69
El-Kassas, S., Visual languages: their definition and applications in system development 383
Elliott, R., *see* Dowsing, R.D. 517
Erenyi, I. and J. Pongrácz, Quality control in textile industry via machine vision 807
Eshraghian, K., R. Sarmiento, P.P. Carballo and A. Núñez, Speed-area-power optimization for DCFL and SDCFL class of logic using ring notation 75
Etiemble, D., *see* Bechennec, J.-L. 171

Fernandes, E.S.T., V.C. Barbosa, A.F. de Souza and N.Q. Vasconcelos, Micro-instruction placement by simulated annealing 23
Fernández, A., J.M. Llaberia, J.J. Navarro and M. Valeno-Gracia, Performance evaluation of transputer systems with linear algebra problems 825
Fernández, M.A.R., G.L. Serrano and M.V.E. Diaz, An integrated framework for the design of distributed programming environments 401
Ferragut, L., R. Montenegro, G. Winter and A. Núñez, Accurate extraction of interconnect capacitances by adaptive mixed F.E.M. 61
Figueira, N.R., *see* Aude, J.S. 45
Fischer, V., *see* Neejärvi, J. 447
Fitsillis, P., *see* Kameas, A. 755
Fortes, J., *see* Miranda, J. 625
Fourman, M.P., *see* Mayger, E.M. 667
Frances, M.D., *see* Mayger, E.M. 667
François, J.A., *see* Compan, A. 637
Freericks, M., *see* Knoll, A. 541
Frieder, O., *see* Van Trees, S.P. 739

Ganz, A., *see* Chlamtac, I. 575
Gianuzzi, V., *see* Clematis, A. 365
Giavitto, J.L., *see* Delaplace, F. 153
Goutis, C.E., *see* Kyrloglou, N.A. 425
Goutis, C.E., *see* Nikolaidis, S.S. 557
Grabner, J., *see* Brenner, E. 799
Grosspietsch, K.E., *see* Büddefeld, J. 335
Grupe, V., *see* Rauscher, R. 163

Hadjinicolaeu, M., N. Burgess, D. Sciuto, G. Buananno, P. Cavalooro and G. Zara, The PARTICIA testability analysis tool 675
Haeck, H.-G., F. Krohm and Y. Manoli, Data path synthesis from a microcontroller instruction set specification in MicroSyn 193
Haris, R.L., *see* Mayger, E.M. 667
Havinga, P.J.M., *see* Smit, G.J.M. 593
Hellmuth, A.H., *see* Barbosa, V.C. 393
Hellwagner, H., *see* Müller-Wipperfürth, T. 651
Hemery, F., D. Lazure, E. Delattre and J.-F. Mehaut, An analysis of communication and multiprogramming in the Helios operating system 137
Hermida, R., *see* Septién, J. 185
Hinsen, H., *see* Hübner, U. 791
Hofebauer, M., *see* Hübner, U. 791
Holding, J., *see* Sagoo, J.S. 111
Holte, R., *see* Zimmer, R. 691
Honka, H. and M. Kattilakoski, A simulation-based system for testing real-time embedded software in the host environment 127
Hosticka, B.J., *see* Büddefeld, J. 335
Hsieh, W.S., *see* Huang, K.C. 281
Hsieh, W.S., *see* Yang, C.S. 583
Hsieh, W.S., T.S. Nain, M.S. Yang, C.S. Lu, K.C. Huang, and J.R. Tseng, A fast method of protocol validation using reduced stable state exploration technique 723
Hu, Y.-C., A. Verschueren and M.P.J. Stevens, Object oriented system analysis for VLSI 101
Huang, K.C., W.S. Hsieh, C.S. Lu, M.S. Yang, T.S. Nain and I. Lin, Implementation and design of PVD: an interactive protocol specification and validation environment 281
Huang, K.C., *see* Yang, C.S. 589
Huang, K.C., *see* Hsieh, W.S. 723
Hübner, U., H. Hinsen, M. Hofebauer and H.T. Vierhaus, Mixed level test generation for high fault coverage 791
Huis in 't Veld, R.J., Formalizing the design-trajectory of sequential machines 531
Hwang, B.Y., B.W. Kim and S.C. Moon, Efficient access method for multi-dimensional complex objects in spatial databases: BR tree 765

Jansen, P.G., *see* Smit, G.J.M. 593
Jemai, A., *see* Berger Sabbatel, G. 497
Jezieniecki, R. and E. Rovaris, An image distance measure insensitive to amplitude and mean value variations 453
Jokitalo, P., *see* Rautiola, K. 565
Józwiak, L. and J.C. Kolsteren, An efficient method for the sequential general decomposition of sequential machines 657

Kacsuk, P., Implementing Prolog on a DAP/multi-transputer computer 471
Kameas, A., P. Fitsillis and G. Pavlides, Algorithms for inference control 755
Kapus-Kolar, M., Deriving protocol specifications from service specification parameters 731
Kattilakoski, M., *see* Honka, H. 127

Kaxiras, S., *see* Tsanakas, P. 307
Kenneally, W.P., *see* Sorensen, H. 489
Kienzle, M.G., *see* Chlamtac, I. 575
Kim, B.W., *see* Huang, B.Y. 765
Klein-Hessling, G., *see* Schäfer, M. 299
Klinke, R., *see* Büddefeld, J. 335
Knoll, A. and M. Freericks, An applicative real-time language for DSP-programming supporting asynchronous data-flow concepts 541
Koehl, J., *see* Tietz, A. 227
Kolsteren, J.C., *see* Józwiak, L. 657
Koufopavlou, O.G., *see* Nikolaidis, S.S. 557
Koyandis, A., *see* Kyrloglou, N.A. 425
Krohm, F., *see* Haeck, H.-G. 193
Kuchcinski, K., *see* Cu, X. 835
Kwok, D.P., P. Wang and C.K. Li, A combined fuzzy and classical PID controller 701
Kyrloglou, N.A., S. Koutroubinas, A. Koyandis and C.E. Goutis, A placing and routing tool implemented in Prolog 425
Koutroubinas, S., *see* Kyrloglou, N.A. 425

Lakshmi Narasimhan, V. and T. Downs, Fault tolerant aspects of a dynamic dataflow architecture -- PATTSY 243
Lazure, D., *see* Hemery, F. 137
Lehner, F., Software life cycle management based on a phase distinction method 603
Leng, P., *see* Charlton, C. 93
Li, C.K., *see* Kwok, D.P. 701
Lim, J.T. and S.C. Moon, Global checkpointing scheme for heterogeneous distributed database systems 747
Lin, I., *see* Huang, K.C. 281
Lin, K.-J., *see* Tu, P. 119
Lins, R.D., A shared memory architecture for parallel cyclic reference counting 53
Llaberia, J.M., *see* Fernández, A. 825
Lock, H.C.R. and A. Martin, Issues in the implementation of Prolog, and their optimization 505
Lombardi, F., *see* Buonanno, G. 775
Lopes, F., *see* Silva, V. 343
Lou, D.C., *see* Yang, C.S. 583
Lu, C.S., *see* Hsieh, W.S. 723
Lu, C.S., *see* Huang, K.C. 281
Luque, E., R. Suppi, J. Sorribes, M.A. Mayosky and M.A. Senar, Simulation and visualization tools for link-based parallel architectures 479

MacDonald, A., *see* Zimmer, R. 691
Manoli, Y., *see* Haeck, H.-G. 193
Martin, A., *see* Lock, H.C.R. 505
Mastretti, M., *see* Antoniazzi, S. 315
Mayger, E.M., M.D. Francis, R.L. Haris, F. Musgrave and M.P. Fourman, The need for a core method 667
Mayosky, M.A., *see* Luque, E. 479
Mehaut, J.-F., *see* Hemery, F. 137
Mehrez, H., *see* Compan, A. 637
Mérigot, A., *see* Bouaziz, S. 39
Meslin, A.M., *see* Aude, J.S. 45
Miranda, J. and J. Fortes, A Modula-2-like systems programming language and its implementation 625
Mitterbauer, R., Concept for a self-calibrating floatingpoint-converter for audio-applications 717
Molenkamp. B., *see* Smit, G.J.M. 593
Montenegro, R., *see* Ferragut, L. 61
Moon, S.C., *see* Huang, B.Y. 765
Moon, S.C., *see* Lim, J.T. 747
Moosburger, M., *see* Brenner, E. 799
Mozos, D., *see* Septién, J. 185
Muller, G., B. Rochat and P. Sanchez, A stable transactional memory for building robust object oriented programs 359
Müller-Wipperfürth, T. and H. Hellwagner, LISAS - simulation tool for regular networks of finite state machines 651
Murphy, S.J.M., *see* Sorensen, H. 489
Musgrave, F., *see* Mayger, E.M. 667

Nagy, Z., *see* Sziray, J. 525
Nain, T.S., *see* Hsieh, W.S. 723
Nain, T.S., *see* Huang, K.C. 281
Nani, G., *see* Ancona, M. 263
Navarro, D., A. Roy, M. Robert, M. Deschacht and D. Auvergne, TVA : a timing verifier with analytic temporal modelling 645
Navarro. J.J., *see* Fernández, A. 825
Neejärvi, J., V. Fischer, S. Alenius and V. Neuvo, Knowledge-based segmentation using morphological filters 447
Neuvo, V., *see* Neejärvi, J. 447
Nikolaidis, S.S., O.G. Koufopavlou, S. Theodoridis, and C.E. Goutis, Array processor for LS FIR system identification 557
Núñez, A., *see* Eshraghian, K. 75
Núñez, A., *see* Ferragut, L. 61

O'Flaherty, F.B., *see* Sorensen, H. 489
O'Mahony, A.B., *see* Sorensen, H. 489
Oliveira, S.C., *see* Aude, J.S. 45
Otschko, G., *see* Brenner, E. 799

Pacheco Jr, A.C., *see* Aude, J.S. 45
Paci, M., *see* Ancona, M. 263
Papakonstantinou, G., *see* Tsanakas, P. 307
Pataricza, A., Remarks on the use of Reed-Solomon codes in signature analysis 843
Pavlides, G., *see* Kameas, A. 775
Pawlak, A., *see* Wrona, W. 85
Pêcheux, F., *see* Compan, A. 637
Peng, Z., *see* Cu, X. 835
Peter, J.-L., Design of a custom DRAM storage unit coupled to i486(tm) 179
Pissaloux, E., *see* Bouaziz, S. 39
Pongrácz, J., *see* Erenyi, I. 807
Power, D.M.J., *see* Sorensen, H. 489
Preece, C., *see* Wingate, G.A.S. 861

Rauscher, R. and V. Grupe, Use of mathematical procedures for the task of power measurement and the corresponding VLSI-realization 163
Rautiola, K. and P. Jokitalo, DSP-architecture design with a Petri-net-based simulator 565
Refenes, A.N., *see* Balou, A.T. 289

Refenes, A.N. and C. Alippi, Histological image understanding by error backpropagation 437
Rivers, M., *see* Charlton, C. 93
Robert, M., *see* Navarro, D. 645
Rochat, B., *see* Muller, G. 359
Rodrigues, A., *see* Silva, V. 343
Roethe, M. and U. Wille, A CMOS implementation of the ESA/390 mainframe architecture 209
Rovaris, E., *see* Jezieniecki, R. 453
Roy, A., *see* Navarro, D. 645

Sacha, K., Transnet: a method for transformational development of embedded software 617
Sagoo, J.S. and J. Holding, A comparison of temporal Petri net techniques in the specification and design of hard real-time systems 111
Sanchez, P., *see* Muller, G. 359
Sarmiento, R., *see* Eshraghian, K. 75
Schaefer, D.H., Massively parallel computers - past, present and future 7
Schäfer, M. and G. Klein-Hessling, A design concept for verified concurrent controllers 299
Schill, A., Language and runtime support for distributed object groups 271
Schlögl, K., *see* Brenner, E. 799
Schmidt, J., *see* Servit, M. 417
Schmitt-Landsiedel, D., *see* Eisele, V. 69
Schmunkamp, D., The clock, test and maintenance control chip of the IBM ES/9221 221
Schweinzer, H. and G. Stadlbauer, A multiprocessor bus system with cyclic data exchange for the field of control and signalprocessing 709
Schweinzer, H., *see* Steininger, A. 253
Sciuto, D., *see* Hadjinicolaeu, M. 675
Sciuto, D., *see* Buonanno, G. 775
Seifter, P., *see* Brenner, E. 799
Senar, M.A., *see* Luque, E. 479
Septién, J., D. Mozos, R. Hermida and F. Tirado, A hardware allocator guided by cost functions 185
Serrano, G.L., *see* Fernández, M.A.R. 401
Servit, M. and J. Schmidt, Strategy of one and half layer routing 417
Shen, Y.-N., *see* Buonanno, G. 775
Silva, V., L. Cruz, F. Lopes, A. Rodrigues and L. de Sá, Multiprocessor based image coding 343
Smit, G.J.M., P.J.M. Havinga, P.G. Jansen, F. De Boer and B. Molenkamp, On hardware for generating routes in Kautz digraphs 593
Song, J., *see* Brenner, E. 799
Sorensen, H., T.A. Delaney, W.P. Kenneally, S.J.M. Murphy, F.B. O'Flaherty, A.B. O'Mahony, D.M.J. Power, Towards a development environment for fifth generation systems 489
Sorribes, J., *see* Luque, E. 479
Stadlbauer, G., *see* Schweinzer, H. 709
Steger, Ch., *see* Brenner, E. 799
Steininger, A. and H, Schweinzer, Towards an optimal combination of error detection mechanisms 253
Stevens, M.P.J., *see* Bendens, L.P.M. 323
Stevens, M.P.J., *see* Hu, Y.-C. 101
Stevens, M.P.J., *see* Watson, B.W. 29
Suppi, R., *see* Luque, E. 479
Sziray, J. and Z. Nagy, OPART: a hardware-description language for test generation 525

Theodoridis, S., *see* Nikolaidis, S.S. 557
Tietz, A. and J. Koehl, A VLSI - CAD system for efficient design of CMOS/390 processors 227
Tirado, F., *see* Septién, J. 185
Tsai, S.R. and R.J. Chen, Interprocess communication with multicast support in DMINIX operating system 145
Tsanakas, P., G. Papakonstantinou and S. Kaxiras, A Prolog-based design environment for the high-level synthesis of application-specific architectures 307
Tseng, J.R., *see* Hsieh, W.S. 723
Tu, P. and K.-J. Lin, Minimizing the maximum lateness in real-time computations with extended deadlines 119
Turski, W.M., Invisible laws and public myths of programming 3
Tyrrell, A.M., *see* Carpenter, G.F. 373
Tzeng, J.S., *see* Yang, C.S. 583

Uceda, J., *see* Aguado, M.J. 853
Ungerer, T., Parallelising C++-programs for transputer systems 463

Van Trees, S.P. and O. Frieder, On the specification and implementation of X.25 using CSP and Occam 739
Valeno-Gracia, M., *see* Fernández, E. 825
Vasconcelos, M.Q., *see* Fernandes, E.S.T. 23
Verschueren, A., *see* Hu, Y.-C. 101
Vierhaus, H.T., *see* Hübner, U. 791

Wagner, G., *see* Büddefeld, J. 335
Wallach, Y. and E. Yaprak, Parallel solution of state-estimation on an IBM ring network 817
Wallmüller, E., Software quality management 609
Wang, P., *see* Kwok, D.P. 701
Watson, B.W., W.J. Withagen and M.P.J. Stevens, Compilation techniques for high level language processor 29
Weiss, R., *see* Brenner, E. 799
Wille, U., *see* Roethe, M. 209
Wingate, G.A.S. and C. Preece, Analysis of failure data collected from a TMR microprocessor controller 861
Winter, G., *see* Ferragut, L. 61
Withagen, W.J., *see* Watson, B.W. 29
Wrona, W. and A. Pawlak, VLSI integrated circuit design representation in an object-oriented CAD environment 85
Wu, S.Y., *see* Yang, C.S. 589

Yang, C.S., W.S. Hsieh, D.C. Lou and J.S. Tzeng, S regular interconnection network 583
Yang, C.S., S.Y. Wu and K.C. Huang, A reconfigur able modular fault tolerant generalized Boolean n-cube network 589
Yang, M.S., *see* Hsieh, W.S. 723
Yang, M.S., *see* Huang, K.C. 281

Yaprak, E., *see* Wallach, Y. 817

Zara, G., *see* Hadjinicolaeu, M. 675

Zimmer, R., A. MacDonald and R. Holte, CAD for verified hardware design via category theory 691

Microprocessing and Microprogramming 32 (1991) 879–882
North-Holland

SUBJECT INDEX

abstraction mechanism 271
access method 765
analytic temporal modelling 645
application development 609
application language 541
application-oriented VLSI 807
application-specific architecture 307
Architectural Design Support Environment (ADSE) 315
architectural evaluation 69
architecture synthesis 683
array processor 557
artificial neural network 335
asynchronous dataflow 541
automatic test pattern generation 835

backpropagation 437
batching arbiter 243
behavioural specification 517
binary division 13

C++ 359, 463
C-processor 29
CAD 227
CAD system 93
category theory 691
checkpointing scheme 747
CISC-architecture 209
clock optimization 227
Clock, Test and Maintenance (CTM) control chip 221
CMOS combinational circuit 775
CMOS implementation 209
CMOS waferscale integration 335
communication mechanism 39
communication protocol 281
compilation technique 29
complexity evaluation 683
compound queries algorithm 755
computer architecture 13
computer arithmetic 13
computer vision 807
concurrent ADA programs 365
concurrent system 373
control 709
controller architecture 299
Coordinate Rotation Digital Computer (CORDIC) 349
cost function 185
CSP 739
custom storage unit 179
CXgen function library 637
cyclic data exchange 709

data communication 575
data consistency 215
data environment 263
data path synthesis 193
data persistence 263
dataflow computing 243
deadlock elimination 243
design environment 307
design trajectory 531
design verification 667
development environment 489
digital signal processing 541
distance measure 453
distributed architecture 401
distributed environment 401
distributed object cooperation 271
distributed object group 271
distributed runtime protocol 271
distributed system 271, 575
Distributed Array Processor (DAP) 7
division 13
division instruction 13
DMINIX operating system 145
DSP-architecture 565

embedded cache 215
embedded software 617
Error Correction Code (ECC) 179
error detection mechanism 253
ESPRIT II PATRICIA project 675
expert system CAD tool 675
extended deadline 119

failure analysis 861
fault coverage 791
fault detection 775, 783
fault diagnosis 799
fault elimination 853
fault list handling 853
fault tolerance 171, 237, 243, 253, 365, 373
fault-tolerant architecture 589
Fault Tolerant Multiprocessor (FTM) 359
feature extraction 807
fifth generation system 489
Finite State Machine (FSM) 281, 651
floating point adder generator 637
floating point converter 717
formal method 667
fuzzy controller 701

GaAs integrated circuit 75
generalized Boolean n-cube network 589

hard real-time system 111
hardware allocation 199
hardware allocator 185
HDL 525
Helios operating system 137
Heterogeneous Distributed Database System (HDBMS) 747
Hidden Markov Models (HMM) 549
High Performance Parallel Interface (HIPPI) 575
high-level language processor 29
high-performance digital system 315
HLD language 413
host environment 127

IBM ring network 817
image coding 343
image data reduction 453
image understanding 437
incremental design 227
industrial quality control 807
inference control 755
integrated software environment 393
Intel i486(tm) microprocessor 179
interconnect capacitance 61
interconnection network 593
interprocess communication 145
interval temporal logic 517

Kautz graph 593

language extension 271
large distributed system 583
linear algebra problem 825
load-balancing mechanism 153

massively parallel computer 7, 39
Massively Parallel Mixed Architecture (MAPMAS) 471
mathematical procedure 163
message passing 137
micro-instruction 23
micro-instruction algorithm 23
microcontroller instruction set 193
microprocessor system reliability 861
MIMD 7, 39, 45, 171
MINIX 145
Modula-2 625
modular manufacturing system 799
morphological filter 447
MOS transistor network 783
MULPLIX operating system 45
multi-SIMD 39
multicast support 145
multidimensional complex object 765
multilayered dielectric media 61
MULTIPLUS 45
multiprocessor bus system 709
multiprogramming 137

networking 575

object-oriented 263
object-oriented concurrent language 137
object-oriented interface 463
object-oriented modelling 93
object-oriented programming 85
object-oriented system analysis 101
Occam 739
Occam programming 393
open system 401
operation scheduling 199
optimization 69, 75
order recursive algorithm 557

parallel architecture 171
parallel computer 237, 289
parallel cyclic reference counting 53
parallel image sensing 335
parallel processing 45
parallel processor simulation 479
parallel program 479
parallel programming 463
parallel solution 817
parallel transmission lines analysis 61
performance evaluation 825
performance visualization 479
Petri net 799
Petri-net based simulator 565
Petri-net technique 111
phase distinction 603
power measurement 163
problem domain entities 101
process migration 153
programming environment 401
programming myths 3
Prolog 307, 425, 471, 497
Prolog implementation 505
Proportional-Integral-Derivative (PID) controller 701
protocol specification 731
protocol validation 723
Protocol Validation Development (PVD) 281

real-time computation 119
real-time embedded software 127
real-time expert system 799
real-time system 861
real-time video 343
reconvergent fanout analysis 835
Reed-Solomon codes 843
regular combinatoric structures 69
regular interconnection network 583
ring notation 75
RISC processor 497
rollover mechanism 243
routing 417, 425
routing algorithm 593
routing hardware 593
routing strategy 153

segmentation 447
sequential general decomposition 657
sequential machine 531, 657
service specification 731

shared memory 45, 53
signal processing 709, 807
signature analysis 843
SIMD 7
SIMM 179
simulated annealing 23
simulation environment 479
simulation tool 651
singular value decomposition 453
SMALLTALK 85
software lifecycle management 603
software quality management 609
spatial database 765
speech recognition 549
stable state exploration 723
Stable Transaction Memory (STM) 359
state estimation 817
system identification 557
system specification 383
systems programming language 625

temporal logic 111
temporary fault 861
test generation 525, 791
Test Access Bus (TAB) 221
testability analysis 675
testability measure 835
texture analysis 807
3D hardware package 171
timing driven design 227
timing verifier 645
tools integration 401
transformational development 617
transputer 463
transputer system 825

user interface generator 401

vector generation 853
verified concurrent controller 299
verified hardware design 691
VHDL 85, 323, 593
Virtual Object Oriented Machine (VOOM) 289
visual language 383
visualization tool 479
VLSI 101, 227
VLSI design environment 85
VLSI-realization 163

X.25 implementation 739
X.25 specification 739